

REMARKS

I. Introduction

At the time of the Office Action dated December 2, 2005, claims 1-20 were pending. In this Amendment, claims 1, 2, 6-12 and 16-20 have been amended, and claims 5 and 15 have been canceled. Care has been exercised to avoid the introduction of new matter. Specifically, adequate descriptive support for the amendment can be found in, for example, Fig. 4 and relevant description of the specification. In addition, claims 7, 10, 16, 17, 19 and 20 have been amended in response to the 112, second paragraph rejection, discussed below.

II. The Rejection of Claims 5, 7, 10, 15-17, 19 and 20 under 35 U.S.C. §112, second paragraph

The Examiner asserted that in claims 7, 10, 17 and 20, the word “preferentially” is relative and renders the limitation indefinite. In response, Applicants have amended those claims to delete the word “preferentially.”

The Examiner also asserted that the language in claims 16 and 19 does not allow one of ordinary skill in the art to determine the scope of the claimed invention. Applicants have amended claims 16 and 19 to specify elements and their interrelationship in order to clarify the scope of the claims.

Applicants believe these amendments are fully responsive to the Examiner’s concerns. It is noted that the rejection of claims 5 and 15 has been rendered moot by cancellation of those claims. Withdrawal of the rejection of claims 7, 10, 16, 17, 19 and 20 under 35 U.S.C. §112, second paragraph is respectfully solicited.

III. The Rejection of Claims 1, 6, 7, 9-11, 16, 17, 19 and 20 under 35 U.S.C. §102(e)¹

In the statement of the rejection, the Examiner asserted that Kolchinsky discloses a multibus sequential processor identically corresponding to what is claimed.

In response, Kolchinsky does not disclose an information processing method including all the limitations recited in independent claim 1, as amended. Specifically, Kolchinsky does not disclose, among other things, respectively assigning to different memory banks a plurality of data sets each of which is simultaneously referred to in the same execution cycle by memory reference to be performed in accordance with an arithmetic instruction, as recited in claim 1.

Kolchinsky discloses that address sets, data sets and arithmetic circuits are interconnected through a bus in order to process instructions in a synchronous pipeline manner. The reference enables to process certain data step by step in a plurality of cycles.

On the other hand, the claimed invention is not directed to pipeline processing. The claimed invention is for eliminating the situation that a plurality of data which are referred to by a certain instruction cannot be read at the same time in one execution cycle. In the claimed invention, a plurality of data sets, each of which is simultaneously referred to in the same execution cycle by memory reference to be performed in accordance with an arithmetic instruction, are respectively assigned to different memory banks. It is apparent that Kolchinsky does not disclose such assignment of data sets to respective memory banks, as claimed.

Based on the foregoing, Applicants submit that Kolchinsky does not teach an information processing method including all the limitations recited in independent claim 1. Since the above discussion is applicable to independent claims 6, 9, 11, 16 and 19, it is submitted that those independent claims are not anticipated by Kolchinsky. Dependent claims 7, 10, 17 and 20 are also patentably distinguishable over Kolchinsky at least because those claims respectively

¹ Applicants presume that the Examiner intended to reject these claims under 35 U.S.C. §102(b).

include all the limitations recited in independent claims 6, 9, 16 and 19. Applicants, therefore, respectfully solicit withdrawal of the rejection of claims 1, 6, 7, 9-11, 16, 17, 19 and 20 under 35 U.S.C. §102(e) and favorable consideration thereof.

IV. The Rejection of Claims 2-5, 8, 12-15 and 18 under 35 U.S.C. §103(a)

Claims 2, 5, 8, 12, 15 and 18 have been rejected under 35 U.S.C. §103(a) as being unpatentable over Kolchinsky and Lewchuk et al.; claims 3 and 13 have been rejected under 35 U.S.C. §103(a) as being unpatentable over Kolchinsky, Lewchuk et al. and Chin; and claims 4 and 14 have been rejected under 35 U.S.C. §103(a) as being unpatentable over Kolchinsky, Lewchuk et al. and Idleman.

In response, claims 2-5, 8, 12-15 and 18 are patentably distinguishable over the cited references at least because these claims respectively include all the limitations recited in independent claims 1, 6, 11 and 16. It is specifically noted that Lewchuk et al., Chin and Idleman do not disclose that a plurality of data sets, each of which is simultaneously referred to in the same execution cycle by memory reference to be performed in accordance with an arithmetic instruction, are respectively assigned to different memory banks.

Therefore, Applicants respectfully solicit withdrawal of the rejection of claims 2-5, 8, 12-15 and 18 under 35 U.S.C. §103(a) and favorable consideration thereof.

V. Information Disclosure Statements

Applicants note that the Information Disclosure Statements filed October 20, 2003, and October 28, 2005, have not been acknowledged. Applicants respectfully request the Examiner to clarify the record by acknowledging receipt of the IDSs and provide copies of the PTO-1449

form appropriately initialed indicating consideration of the cited references. Attached are copies of the IDS filed October 20, 2003 and October 28, 2005 for the Examiner's information.


VI. Conclusion

It should, therefore, be apparent that the imposed rejections have been overcome and that all pending claims are in condition for immediate allowance. Favorable consideration is, therefore, respectfully solicited.

To the extent necessary, a petition for an extension of time under 37 C.F.R. 1.136 is hereby made. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

McDERMOTT WILL & EMERY LLP


Michael E. Fogarty
Registration No. 36,139

600 13th Street, N.W.
Washington, DC 20005-3096
Phone: 202.756.8000 MEF:TT
Facsimile: 202.756.8087
Date: March 2, 2006


**Please recognize our Customer No. 20277
as our correspondence address.**

Applicant: Ryoko MIYACHI, et al.Docket No. 60188-676**NOT YET
ASSIGNED**Title: INFORMATION PROCESSING METHOD AND INFORMATION PROCESSOR

Serial/Reg./Patent No. _____

Date Sent: 10/20/2003☒ Hand Carried☐ Fax☐ Electronic☐ Cert. of Mailing☒ Express Mail No. _____☒ Transmittal Letter

New Patent App

☒ Utility☐ Design☐ Cont.☐ CIP☐ Div.☐ PCT☐ RCE☐ Prov☐ Other: _____76 pages of Specification4 pages of Claims1 pages of Abstract49 pages of Formal Drawings☐ Small Entity☒ Large Entity☒ Declaration/Power of Attorney☒ Recordation of Assignment☒ Information Disclosure Statement1 Form PTO 14496 copies of cited references☐ Preliminary Amendment☐ Response to Missing Parts Notice☐ Resp. to Notice to Correct App. Papers☒ Certified Copy of Priority Doc.☒ Claim for Convention Priority☐ Response/Amendment to Office Action of _____☐ Request for _____ month Extension of Time☐ Letter submitting _____ pages of drawings☐ Req. for Approval of Drawing Amendments☐ Req. for Oral Hearing☐ Not. of Appeal ☐ Appeal Brief☐ Reply Brief☐ Rule 312 Amendment/Letter☐ Req. for Acknowledgement of Cited Art☐ Issue Fee☐ Publication Fee☐ Req. for Certificate of Correction☐ Maintenance Fee for _____ years after grant☐ Fee Address Indication Form☐ Terminal Disclaimer☐ Petition to Commissioner☐ Status Inquiry☐ Other _____

Check for \$

☒ Charge Deposit Acct. 500417\$1,068.00

Atty Init.

MEF

Tkpr. #

3328

Secy. or PL:

GVeppumtharaCMS Descrip.: 1-770.003-258.004-40.00Serial
Early Serial Number

THE PATENT AND TRADEMARK OFFICE DATE STAMPED HEREON IS ACKNOWLEDGEMENT THAT THE ITEMS, CHECKED ABOVE, WERE RECEIVED BY THE PTO ON THE DATE STAMPED.

Applicant: Ryoko MIYACHI, et al.

Docket No.

060188-0676

Serial No.

10/687,644Title: INFORMATION PROCESSING METHOD AND INFORMATION PROCESSOR

Patent No.

Date Sent: 10/28/2005 ☒ Hand Carried ☐ Fax ☐ Electronic ☐ Cert. of Mailing ☐ 1st Class Mail ☐ Express Mail No.☒ Transmittal LetterNew Patent App ☐ Utility ☐ Design ☐ Cont. ☐ CIP ☐ Div. ☐ PCT ☐ RCE ☐ Prov☐ Other:

pages of Specification

pages of Claims


pages of Abstract

pages of Formal/Informal Drawings

☐ Small Entity ☒ Large Entity☐ Declaration/Power of Attorney☐ Recordation of Assignment/Security Agreement☒ Information Disclosure Statement

1 Form PTO 1449

1 copies of cited references

☐ Preliminary Amendment☐ Response to Missing Parts Notice☐ Resp. to Notice to Correct App. Papers☐ Certified Copy of Priority Doc.☐ Claim for Convention Priority☐ Response/Amendment to Office Action of☐ Request for month Extension of Time☐ Letter submitting pages of drawings☐ Req. for Approval of Drawing Amendments☐ Req. for Oral Hearing☐ Not. of Appeal ☐ Appeal Brief☐ Rule 312 Amendment/Letter☐ Req. for Acknowledgement of Cited Art☐ Issue Fee☐ Publication Fee☐ Req. for Certificate of Correction☐ Maintenance Fee for years after grant☐ Fee Address Indication Form☐ Terminal Disclaimer☐ Petition to Commissioner☐ Status Inquiry☒ Other OFFICE ACTION (w/English Translation)Check for \$ ☒ Charge Deposit Acct. 500417 \$ 0.00 Atty Init. **MEF** Tkpr. # **3328** Secy. or PL: **GVeppumthara**

CMS Descrip.:

THE PATENT AND TRADEMARK OFFICE DATE STAMPED HEREON IS ACKNOWLEDGEMENT THAT THE ITEMS, CHECKED ABOVE, WERE RECEIVED BY THE PTO ON THE DATE STAMPED.